Abstract-The performance of continuous-time (CT) sigmadelta (ΣΔ) modulators is severely degraded by the clock jitter induced timing variation in their feedback digital-to-analog converters (DACs). To mitigate this non-ideality, jitter sensitivity reduction techniques that employ exponentially decaying pulse shape DACs have been recently reported. In this paper, exponentially decaying DACs are investigated and generalized expressions are derived. In addition, another exponentially decaying DAC is proposed, which can potentially achieve both good jitter immunity and amplitude efficiency. To validate the theoretical results, the proposed DAC, together with other exponentially decaying DACs, are employed in a 3 rd order 1-bit CT ΣΔ modulator test case and evaluated through behavioral simulations.
I. INTRODUCTION
During the past decade, CT ΣΔ ADCs have received a growing interest due to their superior speed/power trade-off over their discrete-time (DT) counterparts [1] . However, one critical non-ideality limiting their performance is the high sensitivity to the clock jitter in the feedback DACs. Clock jitter introduces timing variation to the feedback DAC and consequently induces a statistical integration error. This error, in return, increases the noise floor and, hence, degrades the modulator's signal-to-noise-ratio (SNDR). One way to reduce this error is through minimizing the amplitude of the tail feedback pulse, as the amount of integration error depends on the pulse shape of the DAC's feedback signal. Following this strategy, feedback DACs that employ exponentially decaying pulse shape have been proposed in literature. Instead of using a traditional rectangular pulse shape, e.g., the nonreturn-to-zero (NRZ) feedback ( Fig. 1(a) ), [2] proposes an exponentially decreasing feedback pulse ( Fig. 1(b) ) implemented by the switched-capacitor-resistor (SCR) architecture. However, the DAC feedback peak current is largely increased so as to transfer the same amount of charge in one clock period. Consequently, the SCR feedback imposes stringent speed requirements on the 1 st integrator. Based on the SCR DAC architecture, several follow-up works have been reported lately: the switched-capacitor switched-resistor (SCSR) [3] ( Fig. 1(c) ), the full clock period SCR (FSCR) [4] (Fig. 1(d) ), and the dual SCR (DSCR) [5] (Fig. 1(e) ) architectures. Among them, [3] and [5] focus on relaxing the slew-rate requirement of the amplifier in the 1 st integrator; while [4] mainly aims to further reduce the jitter induced noise. In this paper, a full clock period SCSR (FSCSR) DAC feedback waveform is a)
Normalized impulse response of feedback DACs with single edge jitter. a) non-return-to-zero (NRZ), b) switched-capacitor-resistor (SCR), c) switched-capacitor switched-resistor (SCSR), d) full clock period SCR (FSCR), e) dual SCR (DSCR), f) full clock period SCSR (FSCSR).
proposed, as illustrated in Fig. 1(f) . The proposed waveform is shaped in a way that can transfer feedback charge during the whole clock period T S while starts decaying after the half clock period. By doing so, this FSCSR DAC can potentially achieve similar jitter immunity performance as the traditional SCR without significantly increasing the DAC output peak current amplitude. It is worth to mention that even though only the single-bit case is treated here, the proposed waveform can be easily applied to multi-bit DACs. Fig. 2 depicts one possible implementation of the proposed FSCSR feedback DAC, assuming a G m -C based integrator. As it can be appreciated from the figure, the DAC has two replicated circuit cells, which are time-interleaved in order to achieve full clock period charge transferring. The operation of this DAC can be divided into three phases controlled by Φ 1 , Φ 2 , Φ 3 and Φ 4 . For simplicity, the operation of the two cells will be explained together in the fashion of "Cell I (Cell II)". In the precharge phase, which occurs during Φ 1 (Φ 2 ), the bottom capacitor samples the voltage V DAC , while the top capacitor is discharged by connecting its plates to V CM . In the constant charge phase, which occurs during Φ 2 ·Φ 3 (Φ 1 ·Φ 4 ), the voltage of nodes A (A') and B (B') are raised to V DAC + V CM and V DAC − V CM , respectively. These nodes are connected to the DAC output DAC p and DAC n via the switches controlled by the quantizers output, v, which determines the polarity of the differential output, DAC dif f = DAC p − DAC n . The charge on DAC p and DAC n are then kept constant until next phase. In the exponential discharge phase, which occurs during Φ 2 ·Φ 3 (Φ 1 · Φ 4 ), both top and bottom capacitors are discharged to V CM via resistors through the switches controlled by Φ 3 (Φ 4 ). Since the FSCSR architecture has two replicated cells, the silicon area is potentially doubled in the DAC. However, there is no power penalty introduced as the two circuit cells operate alternatively. It is worth noticing that matching between the two time-interleaved cells needs to be carefully treated, so as to avoid introducing much noise.
II. FSCSR DAC OPERATION
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III. THEORETICAL ANALYSIS
As introduced in section I, the most critical impact of clock jitter on CT ΣΔ modulators is the timing variation in the DAC feedback pulse. The outermost branch DAC will have the most detrimental effect on the modulator's performance, as no noise shaping will take place. The impact of jitter can be further divided into two categories: 1) a random change in pulse position, and 2) a random change in pulse width. It has been shown that the latter one is more critical than the former one [7] , thus, this work will focus on analyzing only the pulse width (PW) jitter. The PW jitter induced sampling uncertainty t j can be assumed as zero mean Gaussian distributed with variance σ 2 j . The PW jitter induced noise N σj that enters in the outermost branch DAC (before its scaling coefficient) can be expressed as [6] :
where T S is the clock period, σ 2 e,SE is the variance of singleended jitter induced charge error j,SE , and A is the activity factor that refers to the number of jittered edges in one T S .
The single-ended jitter induced charge error j,SE , which applies to all the DACs in Fig. 1 , can be expressed by:
where r DAC (t) is the DAC feedback impulse response, α and β are the normalized starting and ending time instants of the corresponding DAC pulse, and γ is the normalized time instant when the exponential decaying begins. In this calculation, γ is assumed as jitter free. This assumption will be further discussed in section III. By applying a 2 nd order Taylor expansion, (2) can be solved as:
where I DAC is the normalized peak amplitude of each DAC pulse, while P denotes the pulse transition amplitude factor which equals 2 for NRZ and 1 for all the others. Also for NRZ, γ = β and τ → ∞. Then, σ 2 e,SE can be derived as:
where f (t) is the probabilty density function (PDF) of t j , and E[ j,SE ] is the expected value of j,SE . It can be appreciated from (4) that the single-ended jitter induced error of SCR, DSCR, SCSR and FSCSR DACs are essentially equal as long as the decaying starts at the same time instant γ with the same time constant τ . Recalling from (1), σ 2 e,SE can be used to calculate N σj by relating it to T S and the corresponding activity factor A. Moreover, to calculate the jitter induced in-band-noise, IBN σj , the noise entering in the outermost branch DAC, N σj , needs to be further referred to the modulator input.
where the oversampling ratio (OSR) and T S are equal for all the DACs. A ≈ 0.7 for NRZ and A = 2 for all the other DACs. a 1 is the feedback coefficient of the outermost DAC and b 1 is the feedforward coefficient from the modulator input.
Here, all DAC pulses are assumed to transfer the same amount of feedback charge per clock period. We can appreciate from (5) that the jitter induced in-band-noise (IBN) of each DAC feedback is not only dependent on its charge error variance but also on its feedback coefficient. For better comparison, two performance metrics are applied in this work, namely amplitude efficiency [3] , η a , and jitter immunity, η j .
The amplitude efficiency, η a , measures the ratio of the charge transfered over one clock period between a NRZ pulse and an exponentially decaying pulse:
where a 1,exp denotes the feedback coefficient of each exponentially decaying DAC, and a 1,NRZ denotes the feedback coefficient of the NRZ DAC. H exp (z) and H NRZ (z) are their DT equivalent transfer functions which are derived using the impulse-invariant transformation [1] . The DT equivalent transfer functions of all the DACs can be generalized by a single expression as:
where R is the repeating factor which denotes the number of times the DAC pulse waveform is repeated over one period. R = 2 for the DSCR pulse and R = 1 for all the others. Given H(z), the amplitude efficiency of each DAC can be obtained by using (6) . Naturally, η a,NRZ = 1. The resultant η a for all the other DACs can be generalized as:
The jitter immunity, η j , measures how much the jitter sensitivity is reduced in a exponentially decaying pulse as compared to a NRZ pulse:
where IBN σj ,exp denotes the jitter induced IBN of each exponentially decaying DAC, while IBN σj ,NRZ denotes the jitter induced IBN of the NRZ DAC. It can be seen from (6) that η a is linearly related to a 1,exp . By combining (4), (5) and (6) , an alternative way to express IBN σj can be found:
Given IBN σj , the jitter immunity of each DAC can be obtained from (9). Naturally, η j,NRZ = 0 dB. The resultant η j for all the other DACs can hence be generalized as:
In Fig. 3 and Fig. 4 , the amplitude efficiency η a given by (8) and the jitter immunity η j given by (11) are plotted as functions of normalized τ . For a fair comparison, γ is fixed as 0.5 T S for SCR, SCSR and FSCSR. Also noted that here γ = 0 for FSCR and DSCR, α = 0.25 T S for SCSR, β = 0.5 T S for DSCR. As it can be appreciated from Fig. 3 , the proposed FSCSR pulse shape has better amplitude efficiency than any other exponentially decaying pulse shapes, especially the SCR and FSCR. On the other hand, Fig. 4 suggests that the FSCSR DAC also has better jitter immunity compared to the other exponentially decaying DACs, except the FSCR. 
IV. SIMULATION RESULTS
To validate the theoretical results, the DACs are employed in a 3 rd order 1-bit CT ΣΔ modulator and behavioral simulations are performed using Matlab/Simulink. The modulator has an OSR = 80 and its topology is illustrated in Fig. 5 . The CT loop filter coefficients c 1 , c 2 and c 3 are derived for different feedback DACs by using the impulse-invariant transformation. In order to obtain a jitter limited performance, apart from the white clock jitter, other modulator non-idealities such as excess loop delay and process variation are excluded in the model. The CT ΣΔ modulator with different feedback DACs is simulated under clock jitter influence. The amount of jitter is varied in the range of σ j = 0.1 ∼ 10%T S . The testing signal is at -6 dBFS and its frequency is around f B /4. Since the time constant τ directly determines the jitter sensitivity [2] [3], which is also indicated by Fig. 4 , a moderate value of τ = 0.2 T S is selected in this test case. The simulated SNDR performance of the modulator employing different feedback DACs is shown in Fig. 6 . Since for each run the SNDR can be slightly different due to randomly generated jitter, each data point in this plot is averaged from 10 runs of simulations. In addition, the averaged data points are presented together with their standard deviation using error bars. Fig. 6 confirms our observation from theoretical analysis that the modulator employing a FSCSR DAC is less sensitive to clock jitter than any other DACs apart from the FSCR. However, this superior jitter immunity is obtained under the assumption that only starting and ending time instants (α and β) of the pulse are jitter affected. The jitter effect on γ is rarely treated in the CT ΣΔ literature. To the best of our knowledge, only in [3] [8] this issue is studied which shows that large delay line jitter can be allowed without significantly decreasing the SNDR. Nevertheless, the readers should be awared that this insensitivity to the delay line jitter, γ, can be validated by both simulation and measurement results, only in their particular case. As the jitter in γ is strongly implementation dependent, special attention is needed in implementing the FSCSR DACs.
In order to investigate the amplitude efficiency, the feedback waveform of each DAC at the 1 st integrator's input is plotted and compared in Fig. 7 . For better illustration, the modulator is simulated with a jitter free clock. The time constant τ is again selected as 0.2 T s , since τ has also significant impact on the amplitude efficiency. The simulation results confirm the theoretical results by showing that the proposed FSCSR DAC only slightly increases the feedback peak amplitude compared to the NRZ, while the others have non-trivial increased amplitude. As the slew rate is highly circuit implementation dependent [6] , the behavioral simulation used in this study cannot give accurate results in the slew rate estimation. However, it has been shown that reducing the peak amplitude of feedback DAC can consequently reduce the slew rate requirements for the integrating amplifiers [2] [3] . This indicates that the proposed FSCSR DAC can potentially relax the stringent design requirements on the 1 st integrator compared with other exponentially decaying DACs.
V. CONCLUSION
In this paper, various exponentially decaying feedback DACs used in CT ΣΔ modulators have been thoroughly analyzed. All the SCR-based DACs have been generalized in terms of jitter induced charge error and its variance, DT transfer function, IBN, and two performance metrics, i.e., amplitude efficiency and jitter immunity. Moreover, a FSCSR feedback DAC has been proposed whose advantage in both metrics has been demonstrated mathematically and through behavioral simulations. 
